Old Web
English
Sign In
Acemap
>
authorDetail
>
Kohei Oikawa
Kohei Oikawa
Toshiba
Computer science
Electronic engineering
Ferroelectric RAM
Computer hardware
Parallel computing
3
Papers
23
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A rate-controllable near-lossless data compression IP for HDTV decoder LSI in 65nm CMOS
2009
A-SSCC | Asian Solid-State Circuits Conference
Masato Uchiyama
Kohei Oikawa
Naoto Date
Shinichiro Koto
Show All
Source
Cite
Save
Citations (5)
A 32-Mb chain FeRAM with segment/stitch array architecture
2003
ISSCC | International Solid-State Circuits Conference
Shinichiro Shiratake
Tadashi Miyakawa
Yoshiaki Takeuchi
Ryu Ogiwara
Masahiro Kamoshida
Katsuhiko Hoya
Kohei Oikawa
T. Ozaki
Iwao Kunishima
Koji Yamakawa
Shigeki Sugimoto
Daisaburo Takashima
H.O. Joachim
Norbert Rehm
Joerg Wohlfahrt
Nicolas Nagel
Gerhard Beitel
Michael Jacob
Thomas Roehr
Show All
Source
Cite
Save
Citations (17)
Bitline/plateline reference-level-precharge scheme for high-density chainFeRAM
2003
VLSIC | Symposium on VLSI Circuits
Kohei Oikawa
Daisaburo Takashima
Shinichiro Shiratake
Katsuhiko Hoya
H.O. Joachim
Show All
Source
Cite
Save
Citations (1)
1