Old Web
English
Sign In
Acemap
>
authorDetail
>
Rajiv Chavan
Rajiv Chavan
Vidyalankar Institute of Technology
Electronic circuit
Logic gate
Microcontroller
Very-large-scale integration
Transistor
1
Papers
1
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Design of 16T full adder circuit using 6TXNOR gates
2017
Mandar Gadekar
Rajiv Chavan
Nikhil Matkar
Siddhesh Jagushte
Sangeeta Joshi
Show All
Source
Cite
Save
Citations (1)
1