Old Web
English
Sign In
Acemap
>
authorDetail
>
Abhijit M. Abhyankar
Abhijit M. Abhyankar
Rambus
Real-time computing
Electronic engineering
Computer science
Jitter
Phase-locked loop
2
Papers
2
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link
2009
VLSID | International Conference on VLSI Design
Vijay Khawshe
Kapil Vyas
Renu Rangnekar
Prateek Goyal
Vijay Krishna
Kashinath Prabhu
Pravin Kumar Venkatesan
Leneesh Raghavan
Rajkumar Palwai
Thrivikraman M
Kunal Desai
Abhijit M. Abhyankar
Show All
Source
Cite
Save
Citations (1)
A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL
2007
VLSID | International Conference on VLSI Design
Vijay Khawshe
Pravin V. Kumar
Renu Rangnekar
Kapil Vyas
Kashi Prabu
Mahabaleshwara
Manish Jain
Navin Kumar Mishra
Abhijit M. Abhyankar
Show All
Source
Cite
Save
Citations (1)
1