Old Web
English
Sign In
Acemap
>
authorDetail
>
Chenxiao Ren
Chenxiao Ren
Electrical engineering
Electronic engineering
Computer science
Jitter
Chip
1
Papers
20
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A self-biased PLL with current-mode filter for clock generation
2005
ISSCC | International Solid-State Circuits Conference
Gang Yan
Chenxiao Ren
Zhendong Guo
Qing Ouyang
Zhongyuan Chang
Show All
Source
Cite
Save
Citations (20)
1