Old Web
English
Sign In
Acemap
>
authorDetail
>
Janet Olson
Janet Olson
Synopsys
Computer science
Real-time computing
Logic synthesis
Logic gate
Logic optimization
5
Papers
28
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Improvements to boolean resynthesis
2018
DATE | Design, Automation, and Test in Europe
Luca Gaetano Amarù
Mathias Soeken
Patrick Vuillod
Jiong Luo
Alan Mishchenko
Janet Olson
Robert K. Brayton
Giovanni De Micheli
Show All
Source
Cite
Save
Citations (7)
SAT-based redundancy removal
2018
DATE | Design, Automation, and Test in Europe
Krishanu Debnath
Rajeev Murgai
Mayank Jain
Janet Olson
Show All
Source
Cite
Save
Citations (2)
Enabling exact delay synthesis
2017
ICCAD | International Conference on Computer Aided Design
Luca Gaetano Amarù
Mathias Soeken
Patrick Vuillod
Jiong Luo
Alan Mishchenko
Pierre-Emmanuel Gaillardon
Janet Olson
Robert K. Brayton
Giovanni De Micheli
Show All
Source
Cite
Save
Citations (9)
Logic optimization and synthesis: Trends and directions in industry
2017
DATE | Design, Automation, and Test in Europe
Luca Gaetano Amarù
Patrick Vuillod
Jiong Luo
Janet Olson
Show All
Source
Cite
Save
Citations (10)
Synthesis for advanced nodes: an industry perspective
2012
ISPD | International Symposium on Physical Design
Janet Olson
Show All
Source
Cite
Save
Citations (0)
1