Old Web
English
Sign In
Acemap
>
authorDetail
>
Chih-Wei Yao
Chih-Wei Yao
Marvell Technology Group
Electronic engineering
CMOS
Jitter
Noise floor
Histogram
1
Papers
19
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 ps rms jitter
2011
VLSIC | Symposium on VLSI Circuits
Chih-Wei Yao
Li Lin
Brian Nissim
Himanshu Arora
Thomas Cho
Show All
Source
Cite
Save
Citations (19)
1