Old Web
English
Sign In
Acemap
>
Paper
>
Verication and Validation of Logic Control Systems by Model Checking
Verication and Validation of Logic Control Systems by Model Checking
2013
Yasutaka Fujimoto
Keywords:
Computer architecture
Logic Control
Model checking
Computer science
Programming language
Correction
Cite
Save
Machine Reading By IdeaReader
51
References
0
Citations
NaN
KQI
[]