Old Web
English
Sign In
Acemap
>
Paper
>
A 64-bit RISC-V many-core architecture on FPGAs
A 64-bit RISC-V many-core architecture on FPGAs
2021
Qixiang Gao
Yoshiki Yamaguchi
Keywords:
Architecture
RISC-V
Field-programmable gate array
Embedded system
many core
Computer science
Bit (horse)
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]