High Density Silicon Photonic Integrated Transceiver Chip with 1.2 Tbps Capacity

2016 
To achieve high capacity, high density, low power consumption and low-cost non-hermetic package, a silicon photonic transceiver chip with 42-channel I/O was demonstrated. With each I/O supports 28 Gbps rate, the transceiver chip reached 1.2 Tbps capacity.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    3
    References
    1
    Citations
    NaN
    KQI
    []