$GYDQFHG6HPLFRQGXFWRURQ,QVXODWR U6XEVWUDWHVIRU/RZ3RZHUDQG +LJK3HUIRUPDQFH'LJLWDO&026$SSOLFDWLRQV

It has become increasingly difficult to scale CMOS transistors beyond 130nm, yet still maintain high drive currents and reduce supply voltage (Vdd). Much attention has been focused on high mobility for boosting performance of the short channel devices. In this paper we will review the latest development in substrate engineering using the Smart Cut TM technique, new device architecture and challenges for III-V/Ge CMOS cointegration on the Si platform.