A 32nm CMOS Low Power SoC Platform Technology for Foundry Applications with Functional High Density SRAM

2007 
For the first time, we present a state-of-the-art 32 nm low power foundry technology integrated with 0.15um 2 6-T high density SRAM, low standby transistors, analog/RF functions and Cu/low-k interconnect for mobile SoC applications. To our knowledge, this is the smallest fully functional 2Mb SRAM test-chip for 32nm node. Low power transistors with Lg of 30nm achieve current drive of 700/380 uA/um at 1.1V and off-leakage current of 1 nA/um for NMOS and PMOS, respectively. An NPoly/NWell MOS varactor shows capacitance ratio of >5.0. The MOM unit capacitance of 3.5 fF/um 2 is achieved with only 4 metal layers.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    19
    Citations
    NaN
    KQI
    []