Old Web
English
Sign In
Acemap
>
authorDetail
>
Sudharshan M
Sudharshan M
Subtractor
Logic gate
Power optimization
CMOS
Electronic engineering
1
Papers
2
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Novel Design of one digit high speed Carry select BCD Subtractor using Reversible logic gates
2012
Sudharshan M
H R Bhagyalakshmi
M. K. Venkatesha
Show All
Source
Cite
Save
Citations (2)
1