Old Web
English
Sign In
Acemap
>
authorDetail
>
Atsushi Miyanishi
Atsushi Miyanishi
Mitsubishi
Electronic engineering
Computer science
CAS latency
CMOS
Parallel computing
4
Papers
21
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (4)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 5.3-GB/s embedded SDRAM core with slight-boost scheme
1999
IEEE Journal of Solid-state Circuits
Akira Yamazaki
Tadato Yamagata
Makoto Hatakenaka
Atsushi Miyanishi
Isao Hayashi
Shigeki Tomishima
Atsuo Mangyo
Yoshio Yukinari
Takashi Tatsumi
Masashi Matsumura
Kazutami Arimoto
Michihiro Yamada
Show All
Source
Cite
Save
Citations (4)
A 5.3 GB/s 32 Mb embedded SDRAM core with slightly boosting scheme
1998
VLSIC | Symposium on VLSI Circuits
Akira Yamazaki
Tadato Yamagata
Makoto Hatakenaka
Atsushi Miyanishi
Isamu Hayashi
Shigeki Tomishima
Atsuo Mangyo
Yoshio Yukinari
T. Tatsumi
Masashi Matsumura
K. Arimoto
Michihiro Yamada
Show All
Source
Cite
Save
Citations (2)
Normalisierungsschaltung einer Gleitkommaberechnungsvorrichtung
1996
Atsushi Miyanishi
Kazuyuki Iwaguro
Show All
Source
Cite
Save
Citations (0)
A high-density data-path generator with stretchable cells
1994
IEEE Journal of Solid-state Circuits
Yoshiki Tsujihashi
Hisashi Matsumoto
H. Hishimaki
Atsushi Miyanishi
Hiroomi Nakao
Osamu Kitada
S. Iwade
S. Kayano
Masayoshi Sakao
Show All
Source
Cite
Save
Citations (15)
1